479.575 PEOPLE
People | Locations | Statistics |
---|---|---|
Ziakopoulos, Apostolos | Athens |
|
Vigliani, Alessandro | Turin |
|
Catani, Jacopo | Rome |
|
Statheros, Thomas | Stevenage |
|
Utriainen, Roni | Tampere |
|
Guglieri, Giorgio | Turin |
|
Martínez Sánchez, Joaquín |
| |
Tobolar, Jakub |
| |
Volodarets, M. |
| |
Piwowar, Piotr |
| |
Tennoy, Aud | Oslo |
|
Matos, Ana Rita |
| |
Cicevic, Svetlana |
| |
Sommer, Carsten | Kassel |
|
Liu, Meiqi |
| |
Pirdavani, Ali | Hasselt |
|
Niklaß, Malte |
| |
Lima, Pedro | Braga |
|
Turunen, Anu W. |
| |
Antunes, Carlos Henggeler |
| |
Krasnov, Oleg A. |
| |
Lopes, Joao P. |
| |
Turan, Osman |
| |
Lučanin, Vojkan | Belgrade |
|
Tanaskovic, Jovan |
|
Gonzalez, Antonio
in Cooperation with on an Cooperation-Score of 37%
Topics
- computer science
- estimating
- optimisation
- surveillance
- energy consumption
- visibility
- pipeline
- pipeline transportation
- workload
- energy conservation
- computer graphic
- graphics
- implementation
- accumulator
- architecture
- engineering
- telephone
- taxation
- watershed
- buffer
- screen
- downsizing
- redundancy
- supercomputer
- commodity
- assessment
- researcher
- street
- infrastructure
- sidewalk
- region
- airport
- pavement
- urban area
- tramway
- pavement design
- interchange
- nonmotorised traffic
- student
- employment
- pavement management system
- data
- industry
- algorithm
- software
- data file
- biology
- sequencing
- gate
- aircraft gate
- design method
- transistor
- engine
- queuing
- theory
- forecasting
- flight
- design
- pressure
- parallel processing
- embedded system
- microprocessor
- compression
- drill bit
- electronic equipment
- base line
- electronics
- pipeline processing
- data compression
- show 39 more
Publications (16/16 displayed)
- 2019Early Visibility Resolution for Removing Ineffectual Computations in the Graphics Pipelinecitations
- 2019Rendering Elimination: Early Discard of Redundant Tiles in the Graphics Pipelinecitations
- 2018Urban policies for sustainable mobility: the return of the tram to Barcelona
- 2011Advancing analytical algorithms and pipelines for billions of microbial sequencescitations
- 2009A Low-Overhead Technique to Protect the Issue Control Logic against Soft Errors
- 2007Designing Efficient Processors Using Compiler-Directed Optimisations
- 2007NBTI-resilient memory cells with NAND gates for highly-ported structures
- 2007Reducing Soft Error Vulnerability of Data Caches
- 2007Via-Configurable Transistors Array: A Regular Design Technique to Improve ICs Yield
- 2006A Heterogeneous Multi-Module Data Cache for VLIW Processors
- 2006Checker Cluster for Soft and Timing Error Detection and Recovery
- 2006Control speculation for energy-efficient next-generation superscalar processorscitations
- 2005IATAC: A Smart Predictor to Turn-off L2 Cache Linescitations
- 2003High Performance Computing - HiPC 2003: 10th International Conference, Hyderabad, India, December 17-20, 2003. Proceedingscitations
- 2002Very low power pipelines using significance compressioncitations
- 2000The MHAOTEU Toolset
Places of action