469.901 PEOPLE
| People | Locations | Statistics |
|---|---|---|
| Sourd, Romain Crastes Dit |
| |
| Marton, Peter |
| |
| Toaza, Bladimir |
| |
| Lubashevsky, Katrin |
| |
| Ambros, Jiří |
| |
| Niederdränk, Simon |
| |
| Khoshkha, Kaveh |
| |
| Brenner, Thomas |
| |
| Badea, Andrei | Delft |
|
| Michálek, Tomáš | Pardubice |
|
| Jensen, Anders Fjendbo | Kongens Lyngby |
|
| Le Goff, A. |
| |
| Greer, Ross |
| |
| Gutiérrez, Javier | Madrid |
|
| Sagues, Mikel |
| |
| Eggermond, Michael Van |
| |
| Milica Milovanović, M. |
| |
| Carrasco, Juan-Antonio |
| |
| Groen, Eric L. |
| |
| Tzenos, Panagiotis |
| |
| Mesas, Juan-José |
| |
| Oikonomou, Maria G. |
| |
| Messiou, Chrysovalanto |
| |
| Giuliani, Felice |
| |
| Roussou, Julia |
|
Abella, Jaume
Barcelona Supercomputing Center
in Cooperation with on an Cooperation-Score of 37%
Topics
Publications (290/290 displayed)
- 2025Assessing the use of NVIDIA Multi-Instance GPU in the Automotive Domain
- 2025Probabilistic Timing Estimates in Scenarios Under Testing Constraints
- 2025On the Time Predictability of AXI4
- 2024Increasing Testing Robustness of GPU Software in Embedded Critical Systems
- 2024Artificial Intelligence for Safety-Critical Systems in Industrial and Transportation Domains: A Surveycitations
- 2023SafeLS: Toward Building a Lockstep NOEL-V Core
- 2023Accurately Measuring Contention in Mesh NoCs in Time-Sensitive Embedded Systemscitations
- 2023Quasi Isolation QoS Setups to Control MPSoC Contention in Integrated Software Architectures
- 2023Safexplain: Safe and Explainable Critical Embedded Systems Based on AIcitations
- 2023An automotive case study on the limits of approximation for object detectioncitations
- 2023A Software-Only Approach to Enable Diverse Redundancy on Intel GPUs for Safety-Related Kernelscitations
- 2023At-Scale Evaluation of Weight Clustering to Enable Energy-Efficient Object Detection
- 2023Tracking Coherence-Related Contention Delays in Real-Time Multicore Systemscitations
- 2023An Energy-Efficient GeMM-Based Convolution Accelerator With On-the-Fly im2colcitations
- 2023Dynamic and execution views to improve validation, testing, and optimization of autonomous driving softwarecitations
- 2023On Neural Networks Redundancy and Diversity for Their Use in Safety-Critical Systemscitations
- 2023Envisioning a Safety Island to Enable HPC Devices in Safety-Critical Domains
- 2023NimbleAI: Towards Neuromorphic Sensing-Processing 3D-integrated Chipscitations
- 2023GPU Devices for Safety-Critical Systems: A Surveycitations
- 2023Standardizing the Probabilistic Sources of Uncertainty for the sake of Safety Deep Learning
- 2023ASCOM: Affordable Sequence-aware COntention Modeling in Crossbar-based MPSoCs
- 2023Vector Extensions in COTS Processors to Increase Guaranteed Performance in Real-Time Systemscitations
- 2023Uncertainty Management in Dependable and Intelligent Embedded Softwarecitations
- 2022SafeDE: A Low-Cost Hardware Solution to Enforce Diverse Redundancy in Multicorescitations
- 2022At-scale assessment of weight clustering for energy-efficient object detection acceleratorscitations
- 2022ADBench: benchmarking autonomous driving systemscitations
- 2022De-RISC: A Complete RISC-V Based Space-Grade Platformcitations
- 2022SafeDM: a Hardware Diversity Monitor for Redundant Execution on Non-Lockstepped Corescitations
- 2022At-scale evaluation of weight clustering to enable energy-efficient object detectioncitations
- 2022A Methodology for Selective Protection of Matrix Multiplications: A Diagnostic Coverage and Performance Trade-off for CNNs Executed on GPUscitations
- 2022SafeX: Open Source Hardware and Software Components for Safety-Critical Systemscitations
- 2022END-TO-END QOS FOR THE OPEN SOURCE SAFETY-RELEVANT RISC-V SELENE PLATFORM
- 2022SAFESOFTDR: A LIBRARY TO ENABLE SOFTWARE-BASED DIVERSE REDUNDANCY FOR SAFETY-CRITICAL TASKS
- 2022SafeDX: Standalone Modules Providing Diverse Redundancy for Safety-Critical Applications
- 2022Achieving Diverse Redundancy for GPU Kernelscitations
- 2022Using Markov’s Inequality with Power-Of-k Function for Probabilistic WCET Estimation
- 2022On the Safe Deployment of Matrix Multiplication in Massively Parallel Safety-Related Systemscitations
- 2022Using Quantile Regression in Neural Networks for Contention Prediction in Multicore Processors
- 2022Contention Tracking in GPU Last-Level Cachecitations
- 2022SafeSU-2: a Safe Statistics Unit for Space MPSoCscitations
- 2021SafeSU: An Extended Statistics Unit for Multicore Timing Interferencecitations
- 2021Security, Reliability and Test Aspects of the RISC-V Ecosystemcitations
- 2021SafeTI: A Hardware Traffic Injector for MPSoC Functional and Timing Validationcitations
- 2021Surrogate Applications for Early Design Stage Multicore Contention Modelingcitations
- 2021PRL: Standardizing Performance Monitoring Library for High-Integrity Real-Time Systemscitations
- 2021Enabling unit testing of already-integrated AI software systems: The case of Apollo for autonomous drivingcitations
- 2021De-RISC: The First RISC-V Space-Grade Platform for Safety-Critical Systemscitations
- 2021Performance Analysis and Optimization Opportunities for NVIDIA automotive GPUscitations
- 2021Leveraging hardware QoS to control contention in the Xilinx Zynq UltraScale+ MPSoC
- 2021Towards functional safety compliance of matrix–matrix multiplication for machine learning-based autonomous systemscitations
- 2021Empirical Evidence for MPSoCs in Critical Systems: The Case of NXP's T2080 Cache Coherencecitations
- 2021Dissecting Robust Resource Partitioning, Robust Time Partitioning, and Robust Partitioning in CAST-32Acitations
- 2021Worst-Case Energy Consumption: A New Challenge for Battery-Powered Critical Devicescitations
- 2021GPU4S: Embedded GPUs in space: Latest project updates
- 2021MUCH: Exploiting pairwise hardware event monitor correlations for improved timing analysis of complex MPSoCscitations
- 2021SafeDE: A flexible Diversity Enforcement hardware module for light-locksteppingcitations
- 2021On the Definition of Resource Sharing Levels to Understand and Control the Impact of Contention in Multicore Processorscitations
- 2020On the reliability of hardware event monitors in MPSoCs for critical domainscitations
- 2020A cross-layer review of deep learning frameworks to ease their optimization and reusecitations
- 2020En-Route: On enabling resource usage testing for autonomous driving frameworkscitations
- 2020Multi-core Devices for Safety-critical Systems: A Surveycitations
- 2020Tracing hardware monitors in the GR712RC multicore platform: Challenges and lessons learnt from a space case study
- 2020Workshop on High-performance Computing Platforms for Dependable Autonomous Systems
- 2020Predictive Reliability and Fault Management in Exascale Systemscitations
- 2020The ECSEL FRACTAL Project: A Cognitive Fractal and Secure edge based on a unique Open-Safe-Reliable-Low Power Hardware Platformcitations
- 2020Software-only triple diverse redundancy on GPUs for autonomous driving platformscitations
- 2020Software-only based Diverse Redundancy for ASIL-D Automotive Applications on Embedded HPC Platformscitations
- 2020Timing of Autonomous Driving Software: Problem Analysis and Prospects for Future Solutionscitations
- 2020Modeling Contention Interference in Crossbar-based Systems via Sequence-Aware Pairing (SeAP)citations
- 2020On the Use of Probabilistic Worst-Case Execution Time Estimation for Parallel Applications in High Performance Systemscitations
- 2020GPU4S: Embedded GPUs in space - Latest project updatescitations
- 2020SELENE: Self-Monitored Dependable Platform for High-Performance Safety-Critical Systemscitations
- 2020IntPred: Flexible, fast, and accurate object detection for autonomous driving systemscitations
- 2020HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCscitations
- 2020CleanET: Enabling timing validation for complex automotive systemscitations
- 2019Assessing Time Predictability Features of ARM Big. LITTLE Multicorescitations
- 2019Randomization for safer, more reliable and secure, high-performance automotive processors
- 2019LAEC: Look-Ahead Error Correction Codes in Embedded Processors L1 Data Cachecitations
- 2019Software-only Diverse Redundancy on GPUs for Autonomous Driving Platformscitations
- 2019Towards limiting the impact of timing anomalies in complex real-time processorscitations
- 2019Increasing the Reliability of Software Timing Analysis for Cache-Based Processorscitations
- 2019High-Integrity GPU Designs for Critical Real-Time Automotive Systemscitations
- 2019ePAPI: Performance Application Programming Interface for Embedded Platforms
- 2019AURIX TC277 Multicore Contention Model Integration for Automotive Applicationscitations
- 2019Performance analysis and optimization of automotive GPUscitations
- 2019Generating and exploiting deep learning variants to increase heterogeneous resource utilization in the NVIDIA Xavier
- 2019NoCo: ILP-Based Worst-Case Contention Estimation for Mesh Real-Time Manycorescitations
- 2019Accurate ILP-Based contention modeling on statically scheduled multicore systemscitations
- 2019An Approach for Detecting Power Peaks during Testing and Breaking Systematic Pathological Behavior
- 2019Locality-aware cache random replacement policiescitations
- 2019Modeling the Impact of Process Variations in Worst-Case Energy Consumption Estimationcitations
- 2019STT-MRAM for real-time embedded systems: Performance and WCET implicationscitations
- 2019Multicore Early Design Stage Guaranteed Performance Estimates for the Space Domain
- 2019On assessing the viability of probabilistic scheduling with dependent tasks
- 2019Software timing analysis for complex hardware with survivability and risk analysiscitations
- 2019Time-randomized wormhole NOCs for critical applicationscitations
- 2019GPU4S: Embedded GPUs in Spacecitations
- 2019Probabilistic worst-case timing analysis: Taxonomy and comprehensive surveycitations
- 2019Maximum-Contention Control Unit (MCCU): Resource Access Count and Contention Time Enforcementcitations
- 2019Assessing the adherence of an industrial autonomous driving framework to ISO 26262 software guidelinescitations
- 2018Design and integration of hierarchical-placement multi-level caches for real-Time systemscitations
- 2018Fitting software execution-time exceedance into a residual random fault in ISO-26262citations
- 2018Safety-related challenges and opportunities for GPUs in the automotive domaincitations
- 2018High-Integrity Performance Monitoring Units in Automotive Chips for Reliable Timing V&Vcitations
- 2018RPR: A random replacement policy with limited pathological replacementscitations
- 2018Fitting Software Execution-Time Exceedance into a Residual Random Fault in ISO-26262citations
- 2018Cache side-channel attacks and time-predictability in high-performance critical real-time systemscitations
- 2018Modelling multicore contention on the AURIXTM TC27xcitations
- 2018Measurement-based cache representativeness on multipath programs
- 2018Work-in-Progress Paper: An Analysis of the Impact of Dependencies on Probabilistic Timing Analysis and Task Schedulingcitations
- 2018Reconciling Time Predictability and Performance in Future Computing Systemscitations
- 2018EOmesh: Combined flow balancing and deterministic routing for reduced WCET estimates in embedded real-time systemscitations
- 2018HWP: Hardware support to reconcile cache energy, complexity, performance and WCET estimates in multicore real-time systems
- 2018A reliable statistical analysis of the best-fit distribution for high execution timescitations
- 2017Design and implementation of a fair credit-based bandwidth sharing scheme for busescitations
- 2017DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysiscitations
- 2017Harsh computing in the space domain
- 2017Computing Safe Contention Bounds for Multicore Resources with Round-Robin and FIFO Arbitrationcitations
- 2017Adapting TDMA arbitration for measurement-based probabilistic timing analysis
- 2017Probabilistic timing analysis on time-randomized platforms for the space domaincitations
- 2017Dynamic software randomisation: Lessons learnec from an aerospace case studycitations
- 2017EPC enacted: Integration in an industrial toolbox and use against a railway application
- 2017Execution time distributions in embedded safety-critical systems using extreme value theorycitations
- 2017MC2: Multicore and cache analysis via deterministic and probabilistic jitter boundingcitations
- 2017SEDEA: A Sensible Approach to Account DRAM Energy in Multicore Systems
- 2017Design and implementation of a time predictable processor: Evaluation with a space case study
- 2017On the tailoring of CAST-32A certification guidance to real COTS multicore architecturescitations
- 2017Boosting Guaranteed Performance in Wormhole NoCs with Probabilistic Timing Analysiscitations
- 2017Software time reliability in the presence of cache memoriescitations
- 2017On uses of extreme value theory fit for industrial-quality WCET analysiscitations
- 2017Aging Assessment and Design Enhancement of Randomized Cache Memoriescitations
- 2017On the assessment of probabilistic WCET estimates reliability for arbitrary programcitations
- 2017Modelling bus contention during system early design stages
- 2017Measurement-based worst-case execution time estimation using the Coefficient of Variationcitations
- 2016TASA: Toolchain-agnostic static software randomisation for critical real-time systemscitations
- 2016Modeling RTL fault models behavior to increase the confidence on TSIM-based fault injectioncitations
- 2016Contention-Aware performance monitoring counte support for real-Time MPSoCscitations
- 2016Improving performance guarantees in wormhole mesh NoC designs
- 2016Device for controlling the access to a cache structure
- 2016A detailed methodology to compute Soft Error Rates in advanced technologies
- 2016Modelling the confidence of timing analysis for time randomised cachescitations
- 2016Resilient random modulo cache memories for probabilistically-analyzable real-time systemscitations
- 2016Data Bus Slicing for Contention-Free Multicore Real-Time Memory Systems
- 2016PROXIMA: Improving Measurement-Based Timing Analysis through Randomisation and Probabilistic Analysiscitations
- 2016Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systemscitations
- 2016Fitting processor architectures for measurement-based probabilistic timing analysiscitations
- 2016Mitigating software-instrumentation cache effects in measurement-based timing analysis
- 2016Random modulo: A new processor cache design for real-time critical systemscitations
- 2016Modelling probabilistic cache representativeness in the presence of arbitrary access patternscitations
- 2016DReAM: An approach to estimate per-task DRAM energy in multicore systemscitations
- 2016Supertask: Maximizing runnable-level parallelism in AUTOSAR applications
- 2016Bounding Resource Contention Interference in the Next-Generation Microprocessor (NGMP)
- 2016Measurement-based timing analysis of the AURIX caches
- 2016A confidence assessment of WCET estimates for software time randomized cachescitations
- 2016Validating a timing simulator for the ngmp multicore processor
- 2016PTNoC: Probabilistically Time-Analyzable Tree-Based NoC for Mixed-Criticality Systemscitations
- 2016Parallelizing industrial hard real-time applications for the parMERASA multicorecitations
- 2016Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systemscitations
- 2015Timely Error Detection for Effective Recovery in Light-Lockstep Automotive Systemscitations
- 2015Towards making a LEON3 multicore compatible with probabilistic timing analysis
- 2015Speeding up static probabilistic timing analysiscitations
- 2015Introduction to Partial Time Composability for COTS Multicorescitations
- 2015EPC: Extended Path Coverage for Measurement-Based Probabilistic Timing Analysiscitations
- 2015Extreme value theory in computer sciences: The case of embedded safety-critical systems
- 2015Sensible energy accounting with abstract metering for multicore systemscitations
- 2015Increasing confidence on measurement-based contention bounds for real-time round-robin busescitations
- 2015Randomized Caches Can Be Pretty Useful to Hard Real-Time Systems
- 2015Characterizing fault propagation in safety-critical processor designscitations
- 2015IEC-61508 SIL 3 Compliant Pseudo-Random Number Generators for Probabilistic Timing Analysiscitations
- 2015Enabling TDMA Arbitration in the Context of MBPTAcitations
- 2015CAP: Communication-Aware Allocation Algorithm for Real-Time Parallel Applications on Many-Corescitations
- 2015A dual-criticality memory controller (DCmc): Proposal and evaluation of a space case studycitations
- 2015Resource usage templates and signatures for COTS multicore processorscitations
- 2015WCET analysis methods: Pitfalls and challenges on their trustworthinesscitations
- 2015Towards Certification-aware Fault Injection Methodologies Using Virtual Prototypes
- 2015Seeking Time-Composable Partitions of Tasks for COTS Multicore Processorscitations
- 2015Low-cost checkpointing in automotive safety-relevant systems
- 2015Timing analysis of an avionics case study on complex hardware/software platforms
- 2015Timing analysis of an avionics case study on complex hardware/software platforms
- 2015PACO: Fast average-performance estimation for time-randomized caches
- 2015Analysis and RTL Correlation of Instruction Set Simulators for Automotive Microcontroller Robustness Verificationcitations
- 2015Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verificationcitations
- 2015Experiences and Results of Parallelisation of Industrial Hard Real-time Applications for the parMERASA Multi-core
- 2014AHRB: A high-performance time-composable AMBA AHB buscitations
- 2014Heart of Gold: Making the improbable happen to increase confidence in MBPTAcitations
- 2014Timing verification of fault-tolerant chips for safety-critical applications in harsh environmentscitations
- 2014Achieving timing composability with measurement-based probabilistic timing analysiscitations
- 2014PUB: Path Upper-Bounding for measurement-based probabilistic timing analysiscitations
- 2014Analyzing the efficiency of l1 caches for reliable hybrid-voltage operation using edc codescitations
- 2014Per-task Energy Accounting in Computing Systemscitations
- 2014Parallel many-core avionics systemscitations
- 2014On the comparison of deterministic and probabilistic WCET estimation techniquescitations
- 2014Contention in multicore hardware shared resources: Understanding of the state of the art
- 2014DReAM: Per-task DRAM energy metering in multicore systemscitations
- 2014Measurement-based probabilistic timing analysis and its impact on processor architecturecitations
- 2014RunParcitations
- 2014Live: Timely error detection in light-lockstep safety critical systemscitations
- 2014Efficient cache designs for probabilistically analysable real-time systemscitations
- 2014Hybrid cache designs for reliable hybrid high and ultra-low voltage operationcitations
- 2014Bus designs for time-probabilistic multicore processorscitations
- 2014Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardwarecitations
- 2014Time-analysable non-partitioned shared caches for real-time multicore systemscitations
- 2013Probabilistic timing analysis on conventional cache designs
- 2013On-chip ring network designs for hard-real time systemscitations
- 2013Multi-level unified caches for probabilistically time analysable real-time systemscitations
- 2013On the convergence of mainstream and mission-critical marketscitations
- 2013Deconstructing bus access control policies for Real-Time multicorescitations
- 2013ParMERASA - Multi-core execution of parallelised hard real-time applications supporting analysabilitycitations
- 2013Efficient cache architectures for reliable hybrid voltage operation using EDC codes
- 2013Supporting industrial use of probabilistic timing analysis with explicit argumentationcitations
- 2013Hardware support for accurate Per-Task energy metering in multicore systemscitations
- 2013APPLE: Adaptive performance-predictable low-energy caches for reliable hybrid voltage operationcitations
- 2013Upper-bounding program execution time with extreme value theory
- 2013Protecting data storage structures from intermittent errors
- 2013Memory apparatuses with low supply voltages
- 2013Detecting soft errors via selective re-execution
- 2013Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case studycitations
- 2013DTM: Degraded test mode for fault-aware probabilistic timing analysiscitations
- 2013Applying measurement-based probabilistic timing analysis to buffer resources
- 2013Measurement-Based Probabilistic Timing Analysis: Lessons from an Integrated-Modular Avionics Case Studycitations
- 2013PROARTIS: Probabilistically analyzable real-time systemscitations
- 2013A cache design for probabilistically analysable real-time systems
- 2013Implicit-storing and redundant-encoding-of-attribute information in error-correction-codescitations
- 2013Reducing aging effect on registers
- 2013The Next Convergence: High-performance and Mission-critical Markets
- 2012Disabling cache portions during low voltage operations
- 2012ADAM: An efficient data management mechanism for hybrid high and ultra-low voltage operation cachescitations
- 2012Measurement-based probabilistic timing analysis for multi-path programscitations
- 2012Dynamically estimating lifetime of a semiconductor device
- 2011Compiler directed issue queue energy reduction
- 2011Exploiting Intra-task Slack Time of Load Operations for DVFS in Hard Real-time Multi-core Systemscitations
- 2011Cache sharing based thread control
- 2011RVC-based time-predictable faulty caches for safety-critical systemscitations
- 2011Control-flow recovery validation using microarchitectural invariants
- 2011Hybrid high-performance low-power and ultra-low energy reliable cachescitations
- 2011On-line Testing for Decode Logic
- 2011Implementing end-to-end register data-flow continuous self-testcitations
- 2011Design of complex circuits using the Via-Configurable transistor array regular layout fabric
- 2011Hardware/software-based diagnosis of load-store queues using expandable activity logscitations
- 2011Fast time-to-market with via-configurable transistor array regular fabric: A delay-locked loop design case studycitations
- 2011RVC: A mechanism for time-analyzable real-time processors with faulty cachescitations
- 2011Towards improved survivability in safety-critical systemscitations
- 2011Enhancing reliability of a many-core processor
- 2010Selectively protecting a register file
- 2010VCTA: A via-configurable transistor array regular fabriccitations
- 2010The split register file
- 2010Microarchitectural online testing for failure detection in memory order bufferscitations
- 2010High-performance low-Vcc in-order core
- 2010Electromigration for microarchitectscitations
- 2010Correcting intermittent errors in data storage structures
- 2009A Low-Overhead Technique to Protect the Issue Control Logic against Soft Errors
- 2009Selective replication: A lightweight technique for soft errorscitations
- 2009Memory content inverting to minimize NTBI effects
- 2009Exploring the limits of early register release: Exploiting compiler analysiscitations
- 2009End-to-end register data-flow continuous self-testcitations
- 2009Low Vccmin fault-tolerant cache with highly predictable performancecitations
- 2009Energy-efficient register caching with compiler assistancecitations
- 2009Online error detection and correction of erratic bits in register filescitations
- 2008Soft-Error Protection Mechanisms for In-Order Cores
- 2008Issue System Protection Mechanismscitations
- 2008Refueling: Preventing Wire Degradation due to Electromigrationcitations
- 2008NBTI-resilient memory cells with NAND gates
- 2008On-line failure detection and confinement in cachescitations
- 2008On-line failure detection in memory order bufferscitations
- 2007Via-Configurable Transistors Array: A Regular Design Technique to Improve ICs Yield
- 2007Designing Efficient Processors Using Compiler-Directed Optimisations
- 2007Fuse: A technique to anticipate failures due to degradation in ALUscitations
- 2007NBTI-resilient memory cells with NAND gates for highly-ported structures
- 2007Penelope: The NBTI-aware processorcitations
- 2007Surviving to errors in multi-core environments
- 2007Reducing Soft Error Vulnerability of Data Caches
- 2006SAMIE-LSQ: Set-associative multiple-instruction entry load/store queuecitations
- 2006Heterogeneous way-size cachecitations
- 2006Checker Cluster for Soft and Timing Error Detection and Recovery
- 2006A Heterogeneous Multi-Module Data Cache for VLIW Processors
- 2005An accurate cost model for guiding data locality transformationscitations
- 2005Inherently workload-balanced clustered microarchitecturecitations
- 2005Variable-based multi-module data caches for clustered VLIW processorscitations
- 2005Software directed issue queue power reductioncitations
- 2005Compiler directed early register releasecitations
- 2005IATAC: A Smart Predictor to Turn-off L2 Cache Linescitations
- 2004Low-complexity distributed issue queue
- 2003On reducing register pressure and energy in multiple-banked register files
- 2003Power- and Complexity-Aware Issue Queue Designscitations
- 2003High Performance Computing - HiPC 2003: 10th International Conference, Hyderabad, India, December 17-20, 2003. Proceedingscitations
- 2003Power-aware adaptive issue queue and register file
- 2003Optimizing program locality through CMEs and GAscitations
- 2003Power efficient data cache designs
- 2002Near-optimal loop tiling by means of cache miss equations and genetic algorithmscitations
- 2000The MHAOTEU Toolset
Places of action
| Organizations | Location | People |
|---|